The fin width dependence of negative bias temperature instability (NBTI) of double-gate, fin-based p-type Field Effect Transistors (FinFETs) fabricated on silicon-on-insulator (SOI) wafers was investigated. The NBTI degradation increased as the fin width narrowed. To investigate this phenomenon, simulations of pre-stress conditions were employed to determine any differences in gate oxide field, fin band bending, and electric field profile as a function of the fin width. The simulation results were similar at a given gate stress bias, regardless of the fin width, although the threshold voltage was found to increase with decreasing fin width. Thus, the NBTI fin width dependence could not be explained from the pre-stress conditions. Different physics-based degradation models were evaluated using specific fin-based device structures with different biasing schemes to ascertain an appropriate model that best explains the measured NBTI dependence. A plausible cause is an accumulation of electrons that tunnel from the gate during stress into the floating SOI fin body. As the fin narrows, the sidewall device channel moves in closer proximity to the stored electrons, thereby inducing more band bending at the fin/dielectric interface, resulting in a higher electric field and hole concentration in this region during stress, which leads to more degradation. The data obtained in this work provide direct experimental proof of the effect of electron accumulation on the threshold voltage stability in FinFETs. V C 2015 AIP Publishing LLC.
I. INTRODUCTION
The fin-based, multi-gate Field Effect Transistors (MugFETs)-also known as fin-based Field Effect Transistors (FinFETs)-have received greater attention since recently entering the marketplace. 1 The noteworthy attributes of these three-dimensional device structures, which include excellent short channel effect immunity, and CMOS compatible processing, are key reasons for their implementation and interest. FinFETs can be fabricated with transistor device channels on different crystallographic sidewall planes, namely, (110) sidewall or (100) sidewall surfaces. In the tri-gate case, the top surface of the FinFET is typically (100). Previous results show that the non-planar, fin-like structure and crystal orientation of the sidewalls can have an impact on performance and reliability. [2] [3] [4] Furthermore, the fin width can have a noticeable impact on threshold voltage, mobility, and reliability. [4] [5] [6] In current state-of-the-art technologies, negative bias temperature instability (NBTI) is a critical device degradation phenomenon that can be the limiting factor in device lifetime evaluation. NBTI findings on surface orientation of FinFETs have shown that (110) surface can have slightly larger degree of degradation when compared to (100) surface. 2, 3, 7 Furthermore, similar to the scaling trends of conventional planar technologies, FinFETs must also reduce in dimension. Since the FinFET is currently being realized in mainstream production, understanding the implications of fin width scaling on the key aspects of reliability is necessary and requires thorough investigation. Previously published results have demonstrated that NBTI degradation worsens as the fin width reduces, 6, [8] [9] [10] [11] while a few have a clear physical description that proposes fin width effects. In one case, 8 a plausible explanation is that as the fin width scales, a larger percentage of the device area becomes (110) oriented, since the (100) top surface is reducing while the sidewalls remain the same. Since (110) surface has more overall area coverage in a narrow fin and degrades slightly more than (100), this results in increased of degradation with fin width scaling. In another case, 6 the fin width dependence was attributed to an enhanced diffusion of hydrogen at the corners in multiple-gate devices. In Ref. 9 , the fin-width dependence of NBTI was attributed to the electrons tunneled from the gate into the fin and accumulated at the fin center.
In this work, we investigate the models proposed in Refs. 6, 8, 9 on NBTI through detailed electrical characterization, analysis, and modeling to provide fundamental understanding of key degradation mechanisms specific to silicon-on-insulator (SOI), double-gate FinFETs. 
II. EXPERIMENTAL AND MODELING
A. Device structures SOI, double-gate FinFETs were processed to form various devices with different fin widths (Fig. 1) . Neutral stress (100) SOI substrates were patterned using 193 nm lithography to produce arrays of fins with a fin height of $40 nm. A hard mask was placed on top of the fin to decouple the top surface from affecting the device operation, so that only the device sidewall surfaces are effective under normal biasing conditions. A typical SiO 2 -like interfacial layer and Hafnium-based high-k ($2 nm) dielectric along with a midgap metal gate ($10 nm) with a poly cap formed the gate stack that resulted in an equivalent oxide thickness (EOT) of $1.1 nm. A spacer was deposited immediately after gate patterning where n-and p-channel metal-oxide-semiconductor transistors (nMOST and pMOST) devices were distinguished by separate implant and anneal processes with Ni-based salicide completing the front-end processing. Standard back endof-line processing included an unstressed contact etch stop layer (CESL), interlevel dielectric (ILD), contact plugs, and metallization to complete the fabrication process. The fin body is slightly p-type (N A ffi 2 Â 10 15 /cm 3 ). Typical devices under test comprised 20 fins in parallel with a fixed gate length of 1 lm.
B. Electrical characterization and simulation
To obtain detailed NBTI understanding of the impact of injected electrons that tunnel across the thin gate dielectric into the floating fin-body, several different test structures were used: Fig. 1(c) ]. The actual fin width in fully fabricated devices varied from 20 nm to 80 nm. These devices were subjected to a conventional NBTI stress and sense approach, since timeto-failure extrapolation is not the intended goal of this work. In this methodology, the stress was interrupted to execute the sense I D -V G measurements, and the threshold voltage V T was extracted at a constant current in the subthreshold region. For simulation, we employed a coupled 1-D Poisson-Schrodinger solver using the finite difference method to obtain selfconsistent solutions of the profile of the electric field, potential, and hole distributions within the fin. during BTI stress for three different negative gate stress voltages V G , for (a) pMOST and (b) nMOST FinFETs with fin widths of about w fin ¼ 20 nm and 60 nm, respectively. The subthreshold I D -V G curves for these two FinFETs are included with a w fin ¼ 80 nm device in Fig. 3 which illustrates V T as a function of the fin width. The I D -V G curve for the 20 nm fin is shifted to the left from that for the 60 nm fin by about 32 mV, i.e., V T for the narrower fin is larger. This agrees with other experimental and simulation results 5, 6 which report that V T increases as the fin width reduces. V T was determined as
À7 A, where I D transitions from the subthreshold exponential dependence to saturation. The I D -V G curves shift to the left with increasing stress times, 13 indicating a generation of an effective net positive charge at the interface and within the dielectric bulk during the stress. Larger degradation in the narrower fin was attributed to the increased energy band bending and resulting increased hole concentration due to the majority-carrier electrons that tunnel from the gate and accumulate in the floating n-body of pMOSFET during NBTI stress. 9 The increased hole density at the fin/oxide interface enhances the interface trap generation and NBTI degradation, as suggested by the reaction-diffusion model. [14] [15] [16] The injected electrons are pushed by the electric field to the center of the fin and flow out of the fin through the source and drain terminals to maintain steady-state current continuity. The effect of the accumulated electrons in the floating device body is expected to be larger in the narrower fin since the electrons are closer to FIG the vertical fin walls, while in a wide fin, the electrons in the center will have relatively smaller contribution to the band bending. 9 Two other fin width dependence mechanisms suggested in Ref. 8 or 6 were attributed to the contributions from the top and side fin surfaces and hydrogen at the multigate corners, respectively. These effects, however, can be disregarded or significantly reduced in our devices since the top fin surface involvement is suppressed due to the top hard mask. In this case, the top fin surface does not affect the device operation; thus we expect no NBTI dependence from the top fin surface. Furthermore, high electric fields at the fin corners are significantly minimized because without the top fin operation, the additive effect of joining top and sidewall channels at the corners is drastically reduced. The geometrical implications of scaling the fin width on NBTI were also simulated previously and attributed to the shift of the hydrogen diffusion from the broken Si-H bonds from 1-D to 2-D mechanism. 17 To investigate the effect of the fin width on NBTI in detail, we have to also analyze the differences in the prestress conditions as a function of the fin width, which was not considered in the previous work. 9 This is done in Sec. III B. Furthermore, we have to also consider that DV T (t) during NBTI stress is due to both the contributions from the stress-generated interface trap charge density, DQ IT (t), and the charging and/or generating positive bulk oxide traps, in particular, in the high-k gate dielectric, 18 with an effective density of DQ OT (t), DV T ¼ À(1/C o ) (DQ OT þ DQ IT ). Thus, the effect of the fin width on the oxide field in the prestressed devices that control the bulk oxide trap charging and generation 18, 19 has to be analyzed, which was not considered previously.
B. Pre-stress conditions and numerical simulations
The electric field and potential profiles across the fin, and, in particular, at the two parallel interfaces are expected to be dependent on the fin width due to the increased interaction of the contributions from the two parallel gates as the fin gets narrower. Thus, varying fin width may result in a difference in the electric field strengths in the gate oxide with identical biasing conditions. To get insights into this effect, coupled 1-D Poisson-Schrodinger equations were solved using the finite difference method 12 to obtain self-consistent equilibrium solutions for the profile of the electric field, potential, and hole distributions within the fin. The contributions of all the three hole bands [namely, light hole (LH), heavy hole (HH) and split-off (SO)] were taken into account in the calculation. The hole wave-function is assumed to go to zero at the interface of the fin and the gate dielectric. The fin is considered to be uniformly p-type doped with a doping density of 2 Â 10 (c) is governed by the aggregated effect of the hole wavefunctions at different energy levels that contribute to the total carrier density. Note that the stronger coupling of the two gates in the narrower fin width case relaxes the electric field inside the fin, although keeping a higher average potential (which shifts the band edges up in the energy scale 12 ) and reduces the magnitude of the band bending. This in turn relaxes the field strength in the oxide as the field in the oxide is a scaled version of the surface field in the fin, with a scaling factor being governed by the ratio of the dielectric constant of the channel and the gate dielectric. We assume zero charge in the oxide (constant oxide field) and calculate the oxide field by E 0 ¼ V o /x o , where V o is the voltage drop across the oxide and x o is the physical thickness of the gate dielectric. Figure 4(d) shows that both the 20 nm and 60 nm fin width transistors have almost the same field in the gate dielectric for different gate voltage conditions, with the narrower fin width case having slightly smaller oxide field, which is in agreement with the previous discussion.
One interesting point to note here is that the potential at the center of the fin is quite strongly affected by the application of the gate voltage, which is manifested in the fact that the carrier concentration at the center of the fin is much higher than the background fin doping density of 2 Â 10 15 /cm 3 , as shown in Fig. 4(c) . On the other hand, the quantitative value of the fin center potential is a weak function on the actual V G applied, particularly at large V G [ Fig. 4(a) ]. This is expected from the fact that at such high gate voltage (jV G j ! 1.8 V), the large carrier density close to the fin surfaces strongly screens the gate field, and hence does not allow it to modulate the potential at the fin center. Thus, the fin center potential remains floating and the floating potential is a strong function of the width of the fin, as clearly seen in Fig. 4(a) .
The fin-width dependence of the fin center potential in Fig. 4(a) may suggest that the accumulated electron density is also a function of the fin width, which may affect NBTI in addition to the geometrical effect. However, the simulated gate oxide field [ Fig. 4(d) ] shows only a small effect of the fin width within the measured 20-60 nm range, which suggests that the differences in the fin center potential are less important than the effect of the geometry when considering their possible impact on NBTI. Furthermore, this assumption is also supported by measuring gate current during NBTI stress that showed no significant fin width dependence (not shown).
The differences in the pre-stress field and potential distributions in turn affect the initial pre-stress threshold voltage V T (0), as was shown in Fig. 3 . Because V T (0) depends on the fin width, the results of the NBTI stress may be different when plotted against the actual stress voltage V G , or as more common against V G ÀV T (0). give the threshold shift at t stress ¼ 10 4 s, show that DV T (t) gives the same qualitative results for both dependencies.
Numerical simulations of the pre-stress conditions suggest that FinFETs with different fin widths may show different degradation rates, in particular, at the beginning of the stress, since the interface trap generation in the R-D model [14] [15] [16] correlates strongly with the surface field and hole concentration, while the oxide charging correlates strongly with the oxide field, 19 in particular, in the HfO 2 dielectric. 18 However, the differences in the pre-stress conditions shown in Fig. 4 are very minor, and thus, most likely not the main reason for relatively larger fin width dependence of DV T. Thus, DV T has to be determined by the stress-induced conditions, possibly by the electron injection and accumulation in the FinFET body, as first suggested by Lee et al. 9 We investigate the effects of the electron injection in Sec. III C. We will also show that the degradation can be affected by controlling the density of the accumulated electrons in the floating body, confirming directly the determining effect of the electron injection on NBTI.
C. Effect of stored electrons
As shown above by rigorous numerical simulations, the fin width dependence of NBTI cannot be attributed to the initial pre-stress electric field distributions in fins with different widths. To obtain some qualitative insight into the additional effect of the electrons injected from the gate and accumulated in the floating body on DV T during the stress, we have employed several different device FinFETs structures (Fig. 1) 
þ test structures, as two-terminal diodes with a small forward (or reverse) bias applied during stress. The applied forward bias V F may result in a partial discharge of the accumulated electrons out of the floating fin body, thus, testing the supposition that they are responsible for the enhanced degradation in narrower fins. Figure 6 (a) shows a simplified cross-sectional view of a planar SOI pMOST (p þ /p À /p þ ) under negative gate-bias stress. The diagram is similar to the wrapped gate FinFET case and is used for simplicity to illustrate the physics. The pMOSTs used in this work have a slightly p-type doped body (N A ffi 2 Â 10 15 /cm 3 ), rather than n-body. Thus, for a stress at a large negative V G , the surface will be strongly accumulated with a surface p þ layer. This is in contrast to more conventional NBTI investigations using pMOST with n-body and an inverted p þ layer. 16 Figure 6(b) shows the band diagram along the x-direction into the fin body for a negative gate bias stress voltage V G . The two vertical fin surfaces are in accumulation for the p-body (in inversion for the n-body), while the electrons tunneling from the gate into the fin body are swept by the electric field to the middle of the fin.
The minority-carrier electrons in the center of the p-body will diffuse laterally under the gate in both directions and exit the fin within a very short transit time out of the pþ regions. Some of the electrons may, however, recombine with the holes in the p-body as illustrated schematically in Figs. 6(b) and 6(c). Since the channel or fin length, L ch < 1 lm, is very short compared to a typical value for the electron diffusion length in low-doped p-Si, L n % 100 lm, the probability of the electron recombination is very small. In other words, the electron transit time across the channel, s tn % L ch 2 /2D n ffi 0.15 ns is very short compared to the electron lifetime of s n % 1 ls. Thus, most of the electrons are collected by the end regions before they can recombine. The continuity of the steady-state gate current I G during stress requires that I G ¼ I S þ I D , which was confirmed experimentally.
The accumulated electrons in the fin body are confined by the large p þ /p À junction barriers in the fin center, as shown in Fig. 6(c) . A small forward voltage, such as V F Շ 0.4 V connected to one of the p þ islands will forward bias the p
resulting in a forward current I F , due to the hole injection from the p þ emitter into the p À fin. However, I F will be insignificantly small since one of the p þ /p À junctions is always reverse biased. The injected holes will be pushed by the electric field to the surface p þ channel, where the surface hole density is %10 20 /cm 3 as seen in Fig. 4(c) , which is many decades larger than the injection hole density. Thus, the hole injection from the forward-biased p þ /p À junction will not affect the carrier distribution in the fin which will still be controlled by the electron gate injection. V F also lowers the p þ /p À junction potential barrier, which may allow some stored electrons to leak out of the fin, as schematically suggested in Fig. 6(c) . This effect is expected to be small because of large barrier. The forward bias connected to the p þ region and p þ accumulation layer will, however, also affect the oxide field along the channel during stress which makes a quantitative comparison to the V F ¼ 0 V case difficult. Therefore, we use two other structures to investigate the effect of the forward bias on the discharge of the trapped electrons from the fin body, where V F will drop almost entirely across the p/n junction without significantly affecting the stress field under the gate.
It was shown previously that a modified nMOST (n þ /p À /n þ ), where one n þ island is replaced with a p þ island, is very useful for NBTI investigation. 13, 20, 21 The modified n þ /p À /p þ structure, shown schematically in Figs. 1(c) and 7(a), is essentially an n þ /p diode with a p þ contact where the p-body is surrounded by the gate that controls the surface potential. It allows performing either charge pumping 20 or direct-current current-voltage (DCIV) (Refs. 22-24) measurements to characterize the interface degradation during the NBTI stress. Such measurements are not possible in the SOI devices without the body contact.
In contrast to the back-to-back p þ /p À /p þ diode in Fig. 6(c) where I F is negligible, the forward-biased n þ /p À /p þ diode can carry large I F , when in addition to the electron injection from the gate, the electrons are also injected into the fin from the junction as shown in Fig. 7(b) . For the V F ¼ 0 V (I F ¼ 0) case, the minority-carrier electrons injected from the gate into the p-body diffuse laterally in both directions in the center of the fin. Most of them will flow out of the collecting n þ /p (source) junction, while some will flow out of the partially reflecting high-low p/p þ (drain) junction. The experiment gave for V G ¼ À2 V and 125 C: I G ¼ 5.84 nA, I S ¼ 3.6 nA, and I D ¼ 2.23 nA, and, as expected
the center of the fin, which was assumed above. For V F > 0 (I F > 0), the net electron flow will be now in one direction from the injecting n þ /p junction to the high-low p/p þ junction. 21 The results from the DCIV measurements [22] [23] [24] at V G ¼ À2 V and 125 C are shown in Fig. 8 . Figure 8 (a) shows a dependence of the stress-generated interface trap density as a function of stress time for four forward-bias values applied to the source n þ junction during the stress:
.4 V, and À0.6 V, respectively. The vertical axis in Fig. 8(a) shows the peak value of the DCIV recombination current at the fin/oxide interface, which is directly proportional to the stress-induced interface trap density, DI B-pk / DN IT . [22] [23] [24] We see a significant reduction in the stress-generated interface trap density with increasing forward bias.
The measured values in the FinFETs used in Fig. 8 (a) gave I G $ 5 nA at stress V G ¼ À2 V and 125 C, and nearly independent of either forward or reverse biasing. This compares to I F ffi 10 nA for V F ¼ À0.2 V and I F ffi 11 lA for V F ¼ À0.6 V. Thus, the electron injection from the forwardbiased junction may be neglected for jV F j < % 0.2 V, but I F may be larger than I G for higher V F values at 125 C. At room temperature, however, I F < I G for jV F j < 0.6 V, since I F scales with the square of the intrinsic carrier density. We would expect, however, that the large electron injection from the junction would significantly increase NBTI and DN IT as predicted by the model discussed above, and contrary to what is seen in Fig. 8(a) . To explain this discrepancy, it is important to realize that large I F does not necessarily mean that large electron charge Q n , or current density Q n /s n , is injected from the n þ emitter into the p-fin body or base, a fact well known in the bipolar transistor and solar cell research. 25 This can be best explained using the charge-control approach, in which I F ¼ Q p /s p þ Q n /s n , where Q p and Q n are the minority-carrier stored charges in the emitter and base, respectively, and s p and s n are the respective hole or electron time constants. 25 In n þ /p junctions with very large donor concentration (>10 20 /cm 3 ) in the implanted n þ source, I F is dominated by the hole injection from the fin p-body into the n þ emitter, i.e., Q p /s p ) Q n /s n , and I F ffi Q p /s p . This is because Q p in the n þ layer is greatly increased due to the energy-gap narrowing (DE G $ 0.2 eV), and the hole time constant s p ffi s tp ffi X 2 /2D p $10 ps, is very short hole transit time s tp across the very thin emitter thickness X $ 0.1 lm terminated by an ohmic contact. 25 D p above is the hole C. The vertical axis shows the peak value of the recombination current at the fin/oxide interface which is directly proportional to the stress-induced interface trap density, DI B-pk / DN IT . [22] [23] [24] (b) Results from DCIV for reverse bias showing no effect on NBTI.
diffusivity. On the other hand, in the p-base of the diode, Q n is reduced because the electrons are restricted to the center of the fin with a small volume. Furthermore, the fin is terminated by a high-low p/p þ junction with an effective recombination velocity S p/pþ % 10 3 cm/s (Ref. 25) and
Thus, the electron current component of I F injected into the p-base or fin body can be smaller than I G , even if the terminal current I F ) I G . This conclusion is supported by the results in Fig. 8(a) , which shows that DN IT is continuously decreasing with increasing forward injection. Also, the near independence of I G on V F , and the similarity of the 125 C DCIV curves with those measured at 25 C (not shown), support the conclusion that the electron distribution in the fin is still controlled by the injection from the gate, or V G , during the NBTI stress with forward bias applied to the n þ /p À junction. When a forward V F is applied to the n þ region of the (p/i/n-like) n þ /p À /p þ device, then the potential barrier at the high-low p þ /p À junction in Fig. 7 (b) will be lowered slightly, which may be enough to allow some of the electrons tunneled from the gate to exit the fin body during the stress to significantly reduce NBTI, which is in agreement with the data in Fig. 8(a) . In contrast to the effect of V F shown in Fig. 8(a), Fig. 8(b) shows, as expected, no effect on the DCIV curves when the reverse bias V R , which increases the potential barriers, is applied.
Reduced NBTI degradation seen in Fig. 8 (a) for jV F j > 0 V in the n þ /p À /p þ device could be also explained by an electron recombination through the mid-gap traps with the majority-carrier holes supplied from the p þ region, as shown schematically in Fig. 7(b) . As already discussed above for the p þ /p À /p þ device in Fig. 6 , the recombination is very unlikely in short channel devices, which supports the conclusion that the NBTI and DN IT dependence on the forward bias seen in Fig. 8(a) are most likely due to the electron draining out of the fin body through the p/p þ barrier modulated by V F .
NBTI has been very extensively investigated in pMOSTs where p þ inversion layer is induced by large negative V G in pMOST. Alternatively, NBTI can be also investigated in nMOST built in p-body, where the p þ accumulation layer is induced by a negative V G , 13, 21 as shown in the Fig.  7(c) Fig. 7(b) , V F will generate a small electric field in the low doped p-body of n þ /p À /p þ (n þ /i/p þ ) structure resulting in an electron drift current out of the body, which may greatly reduce the density of accumulated electrons in the fin, even in spite of small electron injection from the left n þ island. This model is supported by the experimental results in Fig. 9(a) , which displays the stress voltage dependence of DV T showing very significant The results in Figs. 8 and 9 directly demonstrate the effect on the V T stability of the tunneling electrons from the gate, which accumulate in the fin body of SOI FinFETs because with thin oxides, the tunneling current into the floating body is not negligible.
Most of V F connected to the n þ /p À junction in the experiments discussed in Figs. 7-9 will drop across the n þ /p junction space-charge region without significantly affecting the stress field under the gate, except at the end of the channel where V F may slightly affect the thickness of the spacecharge region. This effect will not be large, however, in our devices with a fin channel length of 1 lm. This was verified experimentally by measuring I G which was nearly independent of V F (or V R ), and depends on V G only. A very minor (%1%) reduction of I G due to V F , shown in Fig. 10 , is most likely due to the channel edge effect discussed above.
The qualitative discussion given above of the effect of forward biasing the diode-like transistor structures is approximate, and accurate analysis would require full 2-D numerical simulations. Nevertheless, the qualitative arguments given here are physics-based and in a good agreement with the observed experimental trends.
IV. SUMMARY
NBTI measurements were conducted on SOI, doublegate FinFETs, and the fin width dependence was evaluated. Experimental results demonstrated that as fin width reduces, NBTI degradation increases, while positive bias temperature instability (PBTI) demonstrated no fin width dependence. Systematic electrical characterization, coupled with appropriate fin device structures, was performed to understand the physical mechanisms that explain the fin width dependence. Numerical simulations of the pre-stress electric field and potential profiles across the fin were performed in order to assess their dependence on the fin width. The simulations show only a small effect of the fin width and, thus, lead to a conclusion that the pre-stress differences are not responsible for the fin width dependence of NBTI. The results of this thorough investigation suggest that the gate-injected electrons that build up in the SOI fin body during NBTI stress are, in fact, responsible for the observed effects, as suggested previously. 9 As the fin width decreases, the sidewall channel is moved closer to the accumulated electrons at the center of the fin. This, in turn, increases the band bending, electric field, and hole concentration at the fin/dielectric interface that induces more NBTI degradation as the fin width reduces.
The data obtained in this work provide direct experimental demonstration of the effect of the electron tunneling from the gate into the floating fin body on the threshold voltage stability in SOI FinFETs. Fig. 1(c) . 
